[1] P. D. Tougaw and C. S. Lent, “Logical devices implemented using quantum cellular automata,” J. Appl. Phys., vol. 75, no. 3, pp. 1818–1825, 1994.
[2] C. S. Lent and P. D. Tougaw, “Lines of interacting quantum‐dot cells: A binary wire,” J. Appl. Phys., vol. 74, no. 10, pp. 6227–6233, 1993.
[3] K. Navi, R. Farazkish, S. Sayedsalehi, and M. R. Azghadi, “A new quantum-dot cellular automata full-adder,” Microelectronics J., vol. 41, no. 12, pp. 820–826, 2010.
[4] K. Navi, S. Sayedsalehi, R. Farazkish, and M. R. Azghadi, “Five-input majority gate, a new device for quantum-dot cellular automata,” J. Comput. Theor. Nanosci., vol. 7, no. 8, pp. 1546–1553, 2010.
[5] R. Farazkish and F. Khodaparast, “Design and characterization of a new fault-tolerant full-adder for quantum-dot cellular automata,” Microprocess. Microsyst., vol. 39, no. 6, pp. 426–433, 2015.
[6] R. Farazkish, “A new quantum-dot cellular automata fault-tolerant five-input majority gate,” J. Nanoparticle Res., vol. 16, no. 2, 2014.
[7] R. Farazkish and K. Navi, “New efficient five-input majority gate for quantum-dot cellular automata,” J. Nanoparticle Res., vol. 14, no. 11, p. 1252, 2012.
[8] R. Farazkish, S. Sayedsalehi, K. Navi, “Novel design for quantum dots cellular automata to obtain fault-tolerant majority gate”, Journal of Nanotechnology, doi: 10.1155/ 943406, 2012.
[9] R. Farazkish, “A new quantum-dot cellular automata fault-tolerant full-adder”, J. Comput. Electr. 14, 506–514, 2015.
[10] R. Farazkish, “Fault-tolerant adder design in quantum-dot cellular automata”, Int. J. Nano Dimens., 8(1), 40-48, 2017.
[11] R. Farazkish, “Novel efficient fault-tolerant full-adder for quantum-dot cellular Automata”, Int. J. Nano Dimens., 9(1), 58-67, 2018.
[12] R. Zhang, K. Walus, W. Wang, and G. A. Jullien, “Performance comparison of quantum-dot cellular automata adders", IEEE International Symposium on Circuits and Systems, pp. 2522–2526, 2005.
[13] M. R. Azghadi, O. Kavehie, and K. Navi, “A novel design for quantum-dot cellular automata cells and full adders,” arXiv Prepr. arXiv1204.2048, 2012.
[14] H. Cho and E. E. Swartzlander Jr, “Adder and multiplier design in quantum-dot cellular automata,” IEEE Trans. Comput., vol. 58, no. 6, pp. 721–727, 2007.
[15] S. Hashemi, M. Tehrani, and K. Navi, “An efficient quantum-dot cellular automata full-adder,” Sci. Res. Essays, vol. 7, no. 2, pp. 177–189, 2012.
[16] B. W. Johnson, Design & analysis of fault tolerant digital systems. Addison-Wesley Longman Publishing Co., Inc., 1988.
[17] K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, “QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata,” IEEE Trans. Nanotechnol., vol. 3, no. 1, pp. 26–31, 2004.
[18] K. Kim, K. Wu, and R. Karri, “The robust QCA adder designs using composable QCA building blocks,” IEEE Trans. Comput. Des. Integr. circuits Syst., vol. 26, no. 1, pp. 176–183, 2007.
[19] D. Kumar, D. Mitra, and B. B. Bhattacharya, “On fault-tolerant design of Exclusive-OR gates in QCA,” J. Comput. Electron., vol. 16, no. 3, pp. 896–906, 2017.
]20[فرازکیش ر.، "طراحی و کنترل سیستمهای نانورباتیک"، مجله دنیای نانو، سال سیزدهم، شماره چهل و نهم، 1396.
)
